数学 Relaxation Technique for the Simulation of VLSI
数学 Relaxation Technique for the Simulation of VLSI,The Basics of JK Flip-Flops in Digital Circuits,A 300 nW 10 kHz Relaxation Oscillator with 105 ppm,A pulse-triggered TSPC flip-flop for high-speed low-power,Pocket-Sized White-Noise Generator Quickly Tests Circuit's